

UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/992,224	11/19/2001	Christopher K. Sutton	10990531-1	5410	
7590 12/01/2003			EXAMINER		
AGILENT TECHNOLOGIES, INC.			LAU, TUNG S		
Legal Departme		ART UNIT	PAPER NUMBER		
Intellectual Property Administration			L	FAFER NUMBER	
P.O. Box 27240	-	2863			
Loveland, CO 80537-0599			DATE MAILED: 12/01/2003		

Please find below and/or attached an Office communication concerning this application or proceeding.

•				69				
	Applica	ation No.	Applicant(s)					
	09/992	,224	SUTTON ET AL.					
Office Action Summary	Examin	er	Art Unit					
	Tung S		2863					
The MAILING DATE of this comm Period for Reply	nunication appears on t	he cover sheet with the c	correspondence add	ress				
A SHORTENED STATUTORY PERIOR THE MAILING DATE OF THIS COMM - Extensions of time may be available under the provise after SIX (6) MONTHS from the mailing date of this of the period for reply specified above is less than this of NO period for reply is specified above, the maximum. - Failure to reply within the set or extended period for Any reply received by the Office later than three more earned patent term adjustment. See 37 CFR 1.704() Status	UNICATION. sions of 37 CFR 1.136(a). In no communication. ty (30) days, a repty within the s m statutory period will apply and reply will, by statute, cause the a ths after the mailing date of this	event, however, may a reply be tin tatutory minimum of thirty (30) day I will expire SIX (6) MONTHS from application to become ABANDONE	nely filed s will be considered timely. the mailing date of this cor D (35 U.S.C. § 133).	nmunication.				
1) Responsive to communication(s)	filed on <u>05 November</u>	<u>2003</u> .						
2a) ☐ This action is FINAL.	2b)⊠ This action is	non-final.						
3) Since this application is in condit closed in accordance with the pr	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Disposition of Claims								
4a) Of the above claim(s) 5) ☐ Claim(s) is/are allowed. 6) ☒ Claim(s) <u>1-5,8-11,14,16,18,21,2.</u> 7) ☒ Claim(s) <u>6,7,12,13,15,17,19,20,3.</u>								
Application Papers								
9) The specification is objected to b 10) The drawing(s) filed on is/ Applicant may not request that any of Replacement drawing sheet(s) inclu 11) The oath or declaration is objected.	are: a) accepted or objection to the drawing(s ding the correction is req	s) be held in abeyance. Se uired if the drawing(s) is ob	e 37 CFR 1.85(a). ejected to. See 37 CF					
Priority under 35 U.S.C. §§ 119 and 120								
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 13) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application) since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78. a) The translation of the foreign language provisional application has been received. 14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121 since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78. 								
Attachment(s) 1) Notice of References Cited (PTO-892)		4) 🔲 Interview Summary	/(PTO-413) Paper Note	3)				
2) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Revie 3) Information Disclosure Statement(s) (PTO-144)		5) Notice of Informal F						

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1, 3, 11, 21, 23, 26, 2, 4, 5, 8, 9, 10, 14, 16 and 18 are rejected under 35 U.S.C. 102(b) as being anticipated by Momohara (U.S. Patent 6,094,733).

Regarding claim 1:

Momohara discloses an electronic test system for testing an electronic device under test (DUT), said test system comprising an electronic processor (Col. 4-5, Lines 20-15); an electronic memory coupled to said electronic processor (fig. 8, unit 102, 9); a hierarchical program structure residing in said memory and executed by said processor (fig. 14-24b), said hierarchical program structure having multiple levels including a measurement level corresponding to a measurement to be performed on said DUT (fig. 14-24b), lo a test level corresponding to one or more of said measurements (fig. 9), and a procedure level corresponding to an ordered list of said tests to be performed on said DUT (fig. 8, unit 150).

Regarding claim 3:

Page 3

Momohara discloses an electronic test system for testing an electronic device under test (DUT), said test system comprising an electronic processor (fig. 8, unit 102); an electronic memory coupled to said electronic processor (fig. 8, unit 103); a hierarchical program structure residing in said memory and executed by said processor (fig. 14-24b), said hierarchical program structure having multiple levels including a measurement level corresponding to a measurement to be performed on said DUT (fig. 9), a test level corresponding to one or more of said measurements (fig. 9), and a procedure level corresponding to an ordered list of said tests to be performed on said DUT (fig. 11), each said level embodied in said electronic test system as a software object (Col. 4-5, Lines 20-15).

Regarding claim 11:

Momohara discloses an electronic test system comprising an electronic processor (fig. 8, unit 102); an electronic memory coupled to said electronic processor (fig. 8, unit 103); a hierarchical structure residing in the memory and executed by said processor (Col. 4-5, Lines 20-15), said hierarchical structure having multiple levels (fig. 9), each level embodied in the electronic test system as a function defined by a class (Col. 4-5, Lines 20-15), wherein the implementation of the function is defined by the user of the hierarchical structure by implementing the class (Col. 4-5, Lines 20-15, fig. 9); said classes including a measurement class corresponding to a measurement to be performed on said device (fig. 9), a test class corresponding to one or more related measurements

(Col. 4-5, Lines 20-15), and a procedure class corresponding to an ordered list of tests to be performed on said device (fig. 21a).

Regarding claim 21:

Momohara discloses a method for producing an electronic test system software program for testing an electronic device under test (DUT), said program including a hierarchical structure having multiple levels including a measurement level corresponding to a measurement to be performed on said DUT (Col. 4-5, Lines 20-15, fig. 9), a test level corresponding to one or more of said measurements (fig. 9), and a procedure level corresponding to an ordered list of said tests to be performed on said DUT (Col. 4-5, Lines 20-15, fig. 9), each level embodied in said program as a software object for testing a device under test (DUT) (fig. 8, unit 150), said method comprising the steps of providing a set of functions wherein the implementation of the functions is defined by said hierarchical structure (Col. 4-5, Lines 20-15, fig. 9); implementing the functions to define said test system software program (Col. 4-5, Lines 20-15, fig. 9, 15); generating said electronic test system software objects by implementing said functions (fig. 15); and utilizing said software objects to test said DUT (fig. 15).

Regarding claim 23:

Momohara discloses a computer-readable medium on which is stored a program for testing an electronic device under test (DUT) (fig. 8, unit 150), said computer program comprising a measurement software object corresponding to a measurement to be performed on said DUT (fig. 9); a test software object

Art Unit: 2863

defining a test algorithm utilizing parameters provided by said measurement object and corresponding to a test to be performed on said DUT (Col. 4-5, Lines 20-15); a procedure software object corresponding to an ordered list of said tests to be performed on said DUT (fig. 16); and a plurality of software pointers linking said measurement object, said test object (fig. 9), and said procedure object (fig. 13).

Regarding claim 26:

Momohara discloses an electronic test system for testing a device under test (DUT), said test system comprising an electronic processor (fig. 8, unit 102); an electronic memory coupled to said electronic processor (fig. 8, unit 103); a procedure residing in said memory and executed by said processor (fig. 14), said procedure embodied in the electronic test system as a software object for testing a device under test (DUT) (fig. 8, unit 150), wherein the procedure comprises a function defined by a class (Col. 4-5, Lines 20-15), wherein the implementation of the function is defined by the user of the test system by implementing the class (Col. 4-5, Lines 20-15, fig 9); the procedure object including: a first set of software object methods in the procedure object to perform a plurality of predetermined functions to implement said procedure object (fig. 14-22), test class defining a test object corresponding to a test to be performed on DUT (Col. 4-5, Lines 20-15), a second set of object methods for creating the test and procedure object containing the test object (Col. 4-5, Lines 20-15, fig. 14).

Regarding claim 2, 4, 5, 8, 9, 10, 14, 16 and 18:

Momohara also disclose an electronic test system wherein said hierarchical program structure further includes a datapoint level corresponding to a single result of a measurement, and said measurement level includes a plurality of said datapoints (fig. 9); an electronic test system wherein said hierarchical program structure further includes a datapoint level, and said measurement level corresponds to a group of said datapoints, said datapoint level embodied in said electronic test system as a datapoint software object (fig. 9); An electronic test system wherein said hierarchical program structure further includes a product model level corresponding to a set of procedures for testing a family of said DUT (fig. 8); An electronic test system wherein said test object defines a test algorithm (fig. 16). An electronic test system wherein said test algorithm comprises one or more electronic operations defined by software code, and the electronic parameters for said electronic functions are provided by said measurement lo object (15-24a). An electronic system wherein said test object contains said measurement object, and said measurement object contains said datapoint object (fig. 9). An electronic test system wherein said electronic processor further is adapted for electronically communicating with said DUT for executing said test software on said DUT and receiving a plurality of electronic outputs from said DUT corresponding to said measurement objects and said datapoint objects (fig. 9). An electronic test system comprising plug-in software code components

residing in said memory and providing an interface to other systems (Col. 4-5, Lines 20-15, fig. 14). Software object ending and beginning test (fig. 15-21b).

Claim Objections

2. Claims 6, 7, 12, 13, 15, 17, 19, 20, 22, 24 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all the limitation of the base claim and any intervening claims.

The following is an examiner's statement of reasons for allowance: prior art fail to teach use of dll file; the object component modal as CPM objects, the class linked to measurement class, capable of beginning and ending the selected process, controlling temperature and humidity, use of a touch pad, Active X Com interface, datapoint which linked to measurement objects, a second set of object methods for creating a test and procedure object containing test object. Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

3. The affidavit submitted on 11-5-2003 is accepted by the examiner. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tung S Lau whose telephone number is 703-305-3309. The examiner can normally be reached on M-F 9-5:30. If attempts to reach the examiner by telephone are

Application/Control Number: 09/992,224

Art Unit: 2863

Page 8

unsuccessful, the examiner's supervisor, John Barlow can be reached on 703-308-3126. The fax phone numbers for the organization where this application or proceeding is assigned are 703-308-5841 for regular communications and 703-308-5841 for After Final communications. Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956. TC2800 RightFAX Telephone Numbers: TC2800 Official Before-Final RightFAX - (703) 872-9318, TC2800 Official After-Final RightFAX - (703) 872-9319 TC2800 Customer Service RightFAX - (703) 872-9317

TL

MICHAEL NGHIEM PRIMARY EXAMINER